

Internally Compensated, High Performance Dual Operational Amplifiers

The MC1458, C was designed for use as a summing amplifier, integrator, or amplifier with operating characteristics as a function of the external feedback components.

- No Frequency Compensation Required
- Short Circuit Protection
- Wide Common Mode and Differential Voltage Ranges
- Low Power Consumption
- No Latch-Up

MC1458, C

DUAL OPERATIONAL AMPLIFIERS

(DUAL MC1741)

SEMICONDUCTOR
TECHNICAL DATA



P1 SUFFIX PLASTIC PACKAGE CASE 626




D SUFFIXPLASTIC PACKAGE
CASE 751
(SO-8)

MAXIMUM RATINGS ($T_A = +25^{\circ}C$, unless otherwise noted.)


Rating	Symbol	Value	Unit
Power Supply Voltage	V _{CC} V _{EE}	+18 -18	Vdc
Input Differential Voltage	V _{ID}	±30	V
Input Common Mode Voltage (Note 1)	V _{ICM}	±15	V
Output Short Circuit Duration (Note 2)	t _{SC}	Continuous	
Operating Ambient Temperature Range	T _A	0 to +70	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C
Junction Temperature	T_J	150	°C

NOTES: 1. For supply voltages less than ± 15 V, the absolute maximum input voltage is equal to the supply voltage.

PIN CONNECTIONS



Representative Schematic Diagram



ORDERING INFORMATION

Device	Operating Temperature Range	Package
MC1458CD, D	T 00.15 . 7000	SO-8
MC1458CP1, P1	$T_A = 0^{\circ} \text{ to } +70^{\circ}\text{C}$	Plastic DIP

^{2.} Supply voltage equal to or less than 15 V.

MC1458, C

$\textbf{ELECTRICAL CHARACTERISTICS} \ \ (V_{CC} = +15 \ V, \ V_{EE} = -15 \ V, \ T_A = 25^{\circ}C, \ unless \ otherwise \ noted. \ \ (Note \ 3))$

	.,	MC1458		MC1458C				
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Input Offset Voltage (R _S ≤ 10 k)	V _{IO}	-	2.0	6.0	_	2.0	1.0	mV
Input Offset Current	I _{IO}	-	20	200	_	20	300	nA
Input Bias Current	I _{IB}	-	80	500	_	80	700	nA
Input Resistance	rį	0.3	2.0	_	_	2.0	_	ΜΩ
Input Capacitance	Ci	_	1.4	_	_	1.4	_	pF
Offset Voltage Adjustment Range	V _{IOR}	-	±15	_	_	±15	_	mV
Common Mode Input Voltage Range	V _{ICR}	±12	±13	_	±11	±13	_	V
Large Signal Voltage Gain $(V_O = \pm 10 \text{ V}, R_L = 2.0 \text{ k})$ $(V_O = \pm 10 \text{ V}, R_L = 10 \text{ k})$	A _{VOL}	20 -	200 -	_ _	- 20	_ 200	- -	V/mV
Output Resistance	r _o	-	75	_	_	75	_	Ω
Common Mode Rejection (R _S ≤ 10 k)	CMR	70	90	_	60	90	_	dB
Supply Voltage Rejection (R _S ≤ 10 k)	PSR	-	30	150	_	30	_	μV/V
Output Voltage Swing $(R_S \le 10 \text{ k})$ $(R_S \le 2.0 \text{ k})$	Vo	±12 ±10	±14 ±13	- -	±11 ±9.0	±14 ±13	_ _	V
Output Short Circuit Current	I _{SC}	-	20	_	_	20	_	mA
Supply Currents (Both Amplifiers)	I _D	-	2.3	5.6	_	2.3	8.0	mA
Power Consumption	PC	-	70	170	_	70	240	mW
Transient Response (Unity Gain) $ \begin{array}{l} (V_I=20 \text{ mV}, R_L \geq 2.0 \text{ k}\Omega, C_L \leq 100 \text{ pF}) \text{ Rise Time} \\ (V_I=20 \text{ mV}, R_L \geq 2.0 \text{ k}\Omega, C_L \leq 100 \text{ pF}) \text{ Overshoot} \\ (V_I=10 \text{ V}, R_L \geq 2.0 \text{ k}\Omega, C_L \leq 100 \text{ pF}) \text{ Slew Rate} \end{array} $	t _{TLH} os SR	- - -	0.3 15 0.5	- - -	- - -	0.3 15 0.5	- - -	μs % V/μs

ELECTRICAL CHARACTERISTICS $(V_{CC} = +15 \text{ V}, V_{EE} = -15 \text{ V}, T_A = T_{high} \text{ to } T_{low}, \text{ unless otherwise noted.}$ (Note 3))*

		MC1458		MC1458C				
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Input Offset Voltage ($R_S \le 10 \text{ k}\Omega$)	V _{IO}	_	_	7.5	_	_	12	mV
Input Offset Current ($T_A = 0^\circ$ to +70°C)	I _{IO}	_	_	300	_	_	400	nA
Input Bias Current (T _A = 0° to +70°C)	I _{IB}	-	_	800	_	-	1000	nA
Output Voltage Swing $ (R_S \le 10 \text{ k}) $ $ (R_S \le 2 \text{ k}) $	Vo	±12 ±10	±14 ±13		- ±9.0	- ±13		V
Large Signal Voltage Gain $(V_O = \pm 10 \text{ V}, R_L = 2 \text{ k})$ $(V_O = \pm 10 \text{ V}, R_L = 10 \text{ k})$	A _{VOL}	15 -	- -	- -	- 15	- -	_ _	V/mV

 $^{^*}T_{low}$ = 0°C for MC1458, C T_{high} = +70°C for MC1458, C

NOTE: 3. Input pins of an unused amplifier must be grounded for split supply operation or biased at least 3.0 V above V_{EE} for single supply operation.

Figure 1. Burst Noise versus Source Resistance




Figure 2. RMS Noise versus Source Resistance




Figure 3. Output Noise versus Source Resistance




Figure 4. Spectral Noise Density





Figure 5. Burst Noise Test Circuit



Unlike conventional peak reading or RMS meters, this system was especially designed to provide the quick response time essential to burst (popcorn) noise testing.

The test time employed is 10 sec and the 20 μV peak limit refers to the operational amplifier input thus eliminating errors in the closed loop gain factor of the operational amplifier .

Figure 6. Power Bandwidth (Large Signal Swing versus Frequency)




Figure 7. Open Loop Frequency Response




Figure 8. Positive Output Voltage Swing versus Load Resistance




Figure 9. Negative Output Voltage Swing versus Load Resistance




Figure 10. Output Voltage Swing versus Load Resistance (Single Supply Operation)




Figure 11. Single Supply Inverting Amplifier




Figure 12. Noninverting Pulse Response




Figure 13. Transient Response Test Circuit

To Scope (Input)

To Scope (Output)

Figure 14. Unused OpAmp






Figure 15. Open Loop Voltage Gain versus Supply Voltage



PACKAGE DIMENSIONS

P1 SUFFIX

PLASTIC PACKAGE CASE 626-05 ISSUE L



- NOTES:

 1. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.


 2. PACKAGE CONTOUR OPTIONAL (ROUND OR
- SQUARE CORNERS).

 3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	9.40	10.16	0.370	0.400	
В	6.10	6.60	0.240	0.260	
С	3.94	4.45	0.155	0.175	
D	0.38	0.51	0.015	0.020	
F	1.02	1.78	0.040	0.070	
G	2.54	BSC	0.100 BSC		
Н	0.76	1.27	0.030	0.050	
J	0.20	0.30	0.008	0.012	
K	2.92	3.43	0.115	0.135	
L	7.62	BSC	0.300 BSC		
M		10°		10°	
N	0.76	1.01	0.030	0.040	

D SUFFIX PLASTIC PACKAGE CASE 751-07 (SO-8)

ISSUE W



NOTES:

- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.

 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

 5. DIMENSION D. POSE NOT THOSE SIDE.
- SIDE.

 DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN
 EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES	
DIM	MIN	MAX	MIN	MAX	
Α	4.80	5.00	0.189	0.197	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.053	0.069	
D	0.33	0.51	0.013	0.020	
G	1.27	BSC	0.050 BSC		
Н	0.10	0.25	0.004	0.010	
J	0.19	0.25	0.007	0.010	
K	0.40	1.27	0.016	0.050	
M	0 °	8 °	0 °	8 °	
N	0.25	0.50	0.010	0.020	
S	5.80	6.20	0.228	0.244	

Notes

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor – European Support

German Phone: (+1) 303–308–7140 (Mon–Fri 2:30pm to 7:00pm CET)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, UK, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

Toll-Free from Mexico: Dial 01-800-288-2872 for Access -

then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 1-303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781

Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 **Email**: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.